A Split Canny Edge Detection: Algorithm and its FPGA Implementation
نویسنده
چکیده
We present a Split Canny edge detection algorithm that results in significantly reduced memory requirements, decreased latency and increased throughput with no loss in edge detection performance as compared to the original Canny algorithm. The Canny edge detector is one of the most widely used edge detection algorithms due to its superior performance. Unfortunately, not only is it computationally more intensive as compared with other edge detection algorithms, but it also has a higher latency because it is based on frame-level statistics. In this paper, we propose a mechanism to implement the Canny algorithm at the block level without any loss in edge detection performance compared with the original frame-level Canny algorithm. Directly applying the original Canny algorithm at the block-level leads to excessive edges in smooth regions and to loss of significant edges in high-detailed regions since the original Canny computes the high and low thresholds based on the frame-level statistics. To solve this problem, we present a Split Canny edge detection algorithm that adaptively computes the edge detection thresholds based on the block type and the local distribution of the gradients in the image block. In addition, the new algorithm uses a non uniform gradient magnitude histogram to compute block-based hysteresis thresholds. The resulting block-based algorithm has a significantly reduced latency and can be easily integrated with other block-based image codecs. It is capable of supporting fast edge detection of images and videos with high resolutions, including full-HD since the latency is now a function of the block size instead of the frame size. In addition, quantitative conformance evaluations and subjective tests show that the edge detection performance of the proposed algorithm is better than the original frame-based algorithm, especially when noise is present in the images. Finally, this algorithm is implemented using a 32 computing engine architecture and is synthesized on the Xilinx Virtex-5 FPGA
منابع مشابه
FPGA implementation of a real time multi-resolution edge detection video filter
This paper presents digital video filters labs for final year engineering students. The project deals with the implementation of Canny Deriche optimal edge detectors on a FPGA plateform. The target of these labs is to illustrate the design of integrated electronic systems and to introduce the concept of architecture/algorithm adequacy.
متن کاملPerformance and Analysis of Edge detection using FPGA Implementation
Edge detection serves as a pre-processing step for many image processing algorithms such as image enhancement, image segmentation, tracking and image/video coding. The edge detection is one of the key stages in image processing and object recognition. This paper present a Canny edge detection algorithm that results in significantly reduced memory requirements, decreased latency and increased th...
متن کاملFPGA Implementation of Canny Edge Detection Algorithm
Edge detection is the first step in many computer vision applications. Edge detection of image significantly reduces the amount of data and filters out unwanted or insignificant information and gives the significant information in an image. This information is used in image processing to detect objects in which there are some problems like false edge detection, missing of low contrast boundarie...
متن کاملDigital Hardware Pulse-Mode RBFNN with Hybrid On-chip Learning Algorithm Based Edge Detection
A hardware implementation of pulse mode Radial Basis Function Neural Network (RBFNN) with on-chip learning ability is proposed in this paper. Pulse mode presents an emerging technology in digital implementation of neural networks thanks to its higher density of integration. However, hardware on-chip learning is a difficult issue, since the back-propagation algorithm is the most used, which requ...
متن کاملA High Throughput Fpga Based Architecture for Real Time Edge and Corner Detection
This paper proposes a new flexible parameterizable architecture for image and video processing with reduced latency and memory requirements, supporting a variable input resolution. The proposed architecture is optimized for feature detection, more specifically, the canny edge detector and the Harris corner detector. The architecture contains neighborhood extractors and threshold operators that ...
متن کامل